



U₀ invia una richiesta e ottiene un risposta
 U₁ in attesa "perenne" di richieste da parte di U₀

} Protocollo a "domanda/risposta"






U₁ ("sergente")

∅. (RDY = ∅) mop, ∅
 (= 1) A+1 → B,
 set ACK,
 reset RDY,
 ∅

// ottiene input ↑ β_{ACK} (set)
 // op
 // comunicazione di fine operazione verso U₀
 // ripristino delle condizioni iniziali
 // ricomincia il ciclo di attesa

2 comunicazioni bi-direzionali


mercoledì 11 ottobre 2017 09:12




Asimmetria ad 1 posizione

Asimmetria a n-posizioni (buffer)



possibilità di spedire n messaggi udipendentemente dalle attivato di ricezione





Comunicazione sincrona U1



- Ø. → X_{out}, set RDY, 1
- 1. (ACK=0) **map** 1 (= 1) reset ACK, ...





∅. $X \rightarrow OUT_1, X \rightarrow OUT_2$
 set RDY_{out1}, set RDY_{out2},



repite M volte
 interfaccia e operazioni

1. (Ack₁, Ack₂ = 11) valore
 (= --) map, 1

Comunicazione
 asimmetrica



si usano buss
 di comunicazione




dato
 centralizzato
 a richiesta
 indipendente

Arbitraggio


mecoledì 11 ottobre 2017

a) centralizzato = richieste indep




b) centralizzato = OR delle richieste


centralizzato




desire chaining



c) decentrato = token ring



decentrato






PCIe



ISA

protocollo con indicatori } "a livelli"
 "a hamziane di livello"

4 τ (2 sul ricevente)
 2 sul mittente)
2 τ (1 sul ricevente)
 1 sul mittente)






\emptyset . (RDY = \emptyset mop, \emptyset
 (=1) $A+1 \rightarrow B$,
 set ACK,
 reset RDY,
 \emptyset



RDY	w_{pe}	P_{RDY}	P_{ACK}	P_B
0		0	0	0
1		1	1	1

PC, W, S, R, A, B, ACK, RDY
 w_{pe}
 P_{RDY} , P_{ACK} , P_B
 mop $\Rightarrow P_B = 0$
 perché lo è 1 unica state intero
 (lo è 1 unica μ -istruzione)
 rappresenta il # di divisione corrente





1 unica μ -istruzione
 \Rightarrow UF è fatta
 utilizzando 1 sola
 rete sequenziale

⊕


x	y	z
0	0	0
0	1	1
1	0	1
1	1	0

$z = \overline{x}y + x\overline{y}$




Varianti di comunicazione

Semplici $\emptyset t_p$ $\left\{ \begin{array}{l} I_o \\ I_n \\ RDY, Ack \end{array} \right.$






Complesse $k t_p \quad k \neq \emptyset$



o accessi allo memoria $M[I]_0$

o operazioni con AW o reti combinate particolari



8

mercoledì 11 ottobre 2017 09:12

9

mercoledì 11 ottobre 2017 09:12

10

mercoledì 11 ottobre 2017 09:12

11

mercoledì 11 ottobre 2017 09:12

12

mercoledì 11 ottobre 2017 09:12