







"a process"








Indirizzo della TAB RL e contenuto del PCB

D-RISC

START\_PROCESS Ric, R<sub>tabril</sub>, R<sub>captabil</sub>



REG[Ric] → ic, REG[R<sub>tabril</sub>] → ind memoria del MMU

MASKINT Rmaschero  
EI enable interrupt  
DI disable interrupt

biti di Rmaschero e 1 ⇒ int di tipo i sono accettati altrimenti si ignorano

LD Rbase, Rndicio, Rdest, DI

(Di)


disable interrupt

LD Rbase, Rndisc, Rdest, DI

SET\_INDIV  
RESET\_INDIV


} hanno effetto su M

} set indiv  
LOAD  
STORE  
} reset indiv




COPY-IC Rneg

IC → REG[neg]



Comunità conteste:


- Ⓐ proc exec → soluto → ready
- Ⓑ 1° dello listo ready → exec



Precedente int avere nel mio spazio logico di indirizzamento

```



    Ⓐ
    STORE Rbase PCB, Rbase indirizzato, R1
    INC R
    STORE " " " " , R2
    ...
    ...
    COFF-ic
    ...
    PCB mio nello listo dei pronti
    
```



```

    Ⓑ
    1° prendere il 1° PCB nello listo dei pronti
    PCB Ⓑ
    LOAD
    LOAD
    LOAD
    ...
    Registri "stato" soluto
    START-PROCESS Ric, R1indir
    
```

2 processi distinti accedere alle stesso informazioni in memoria centrale



L

||

