


Memorie nelle Po (ritardi)


Lunedì 16 ottobre 2017 09:14



Letture di un memoria $M[j] + A \rightarrow B$


Scrittura in un memoria $I+1 \rightarrow M[j]$

OpO




$M[j]?$

ritardi dello M (tempo di accesso (a lettura)) e ALU si sommano






uPo

$(M[I]_0 = 0?)$





$(M[I+1]_0 = 1?)$







$\emptyset. \begin{cases} (I=0) & A_0 \rightarrow B \\ (-1) & A_1 \rightarrow B \\ (-2) & A_2 \rightarrow B \\ \vdots & \\ (=31) & A_{31} \rightarrow B \end{cases}$
 $\lg_2 32 = 5$
 num di condiz. comb da




se $(f(A)=0)$ $h_1(B) \rightarrow C$
 else $h_2(B) \rightarrow C$

f, h_1 e h_2 sono funzioni pure quindi reti combinatorie

$\emptyset. \begin{cases} (f(A)=0) & h_1(B) \rightarrow C, 1. \\ (=1) & h_2(B) \rightarrow C, 1. \end{cases}$




t_f, t_{h_1}, t_{h_2}
 $\max\{t_f, t_{h_1}, t_{h_2}\} + t_k$



$\text{IF}(A > B)$ $A \rightarrow B \rightarrow C$
 else $B \rightarrow A \rightarrow C$

$\emptyset. \begin{cases} (\text{sego}(A-B)=0) & A-B \rightarrow C, 1 \\ (=1) & B-A \rightarrow C, 1 \end{cases}$


$\emptyset. \begin{cases} (\text{sego}(A-B)=0) & A-B \rightarrow C, 1 \\ (=1) & A+B \rightarrow C, 1 \end{cases}$




fatto con controllo residuo

1) $A_i \rightarrow$

2) $\emptyset. \underline{A \rightarrow B \rightarrow C} \mid \text{sego}(A-B)=0, \underline{A+B \rightarrow C} \mid \text{sego}(A-B)=1$



- T_c → ottimizzazione nel dire trovare Po/PC + veloci nel singolo ciclo di clock
- k → ottimizzazione nel dire trovare un sequenza con un minor numero di μ-istruzioni che implementa le op esterne



$op=0$
 $x \rightarrow M[IND]$ ← 1 μ -istruzione

$op=1$
cercare x in M e lo cambio $x/8192$

Ciclo \times scrivere M
 trovare che ciclo $M[F] == x$?
 trovare $x/8192$

Ciclo \times scrivere M
 trovare \times coprire $\min(M[F], \min)$

1024
 2048

Interazioni

U_a
 U_b } dandosi a U che è pronto a rispondere


↓
 necessità di una politica $\times U$
 per rispondere in caso di richieste multiple (sia U_a che U_b)

fissa
 fair

Interfacce

$U_a \leftrightarrow U$

$U_b \leftrightarrow U$



\emptyset . $(RDY_a, RDY_b = 00)$ nop, \emptyset
 $(= 10)$ "sena U_a "
 $(= 01)$ "sena U_b "
 $(= 11)$ "sena U_b "

M 2K pos



\emptyset . $(RDY_a, RDY_b = 00)$ nop, \emptyset
 $(= -1)$ "sena U_b "
 $(= 10)$ "sena U_a "

$$\frac{2^{32} - 1}{2^{31} - 1}$$

$M[0] \rightarrow MIN$
 $I \rightarrow I$
 $i(\text{foto? min?}) <$


\emptyset . $(= -1)$ $M[0] \rightarrow MIN, 1 \rightarrow I, 1$ ^{12bit}
 1. $(I_0, \text{sego}(MIN - M[I]) = 00)$ $M[I] \rightarrow MIN, I+1 \rightarrow I, 1$.
 $(= 01)$ $I+1 \rightarrow I, 1$
 $(= 1-)$ $MIN \rightarrow MINB, \text{set } Ack_b, \text{rest } RDY_b, \emptyset$

uscite verso lo PC



violazione delle condizioni di coerenza

M "a doppio porto"



- 0. $(RDY_a, RDY_b = 00)$ nop, \emptyset
- $(= -1)$ $M[0] \rightarrow MIN, 1 \rightarrow I, 1$
- $(= 10)$ nop, 2

1.

- 2. $(OP = 0)$
- $(= 1)$



- $\emptyset. (RDY_a, RDY_b, OP = 00-)$ nop, \emptyset
- $(= -1-)$ $M[0] \rightarrow MIN, 1 \rightarrow I, 1$
- $(= 100)$ $x \rightarrow M[IND]$, set ACK₀, reset RDY_A, \emptyset
- $\frac{1}{2} (= 101)$ $\emptyset \rightarrow I$, 2

1.

- 2. $(I_0, zero(x - M[I]) = 00)$ $I+1 \rightarrow I, 2$
- $(= 01)$ $x / 8192 \rightarrow M[I], I+1 \rightarrow I, 2$
- $(= 1-)$ SHR(x, 13) set ACK₀, reset RDY_A, \emptyset

τ ?

π ?