



DATA FLOW

$$x[i] \quad y[i]$$

$$(a+b) * (c-d)$$


$$\begin{matrix} t_1 & * & t_2 \\ \hline & & \hline & & - \end{matrix}$$

- ② | LOAD x[i] ↗
- LOAD y[i] ↘
- ADD R1
- ① | SUB c-d R2
- ③ | MUL





GRAFO DATA FLOW

Istruzioni DF




"Calcolo" di un grafo DF



PROCESSORE D-RISC "PIPELINE" (HARVARD)

mercoledì 29 novembre 2017 09:35




SAZI: IM → IU

load	e
------	---

IU
 $R_B \rightarrow IC$
 made ad IM il nuovo valore di IC




ADD



IU decodifica
 → EU
 <+, a, b, c>

EU
 $R_a + R_b \rightarrow R_c$



LOAD STORE





IU decodifica
 R_a, R_b
 <"LD", ind> $R_c \rightarrow DM$
 <"ST", ind, val>
 → EU <"ld", e>

DM esegue op richieste
 per LD univ e EU
 <val>

EU
 IU → <"ld", c>
 EU → <val> } val → R_c




← tempo di servizio (o latency, tanto IM ed IU sono sequenziali) di IM ed IU






```
while (true) {
    ...
    if ( <istruzione, ic'>.ic' == ic )
        then (decalcia <istruzione, ic'>.istruzione)
    else nop
}
```

delayed branch



esse "Bernstein"
xxx non altera registro perché è istruzione di salto





$\langle op, a, b, c \rangle \Rightarrow EU: fcn(R_a) op(R_b) \rightarrow (R_c)$


il valore di R_c ≠ R_c dello EU

	0	1	2	3	4	5	6	7	8	9
IM	A	G								
IU		A	G							
DM										
EU			A							

scelta R_c

$\langle +, d, b, c \rangle$

rendiamo il problema




reazione EU-IU

nuovi valori di reg

$\langle c, val \rangle$

	0	1	2	3	4	5
IM	X	G	xxx	xxx	yyy	
IU		A	G	G	xxx	yyy
DM						
EU			A			

$\langle c, val \rangle$



esse IU manda $\langle op, - - c \rangle$ ad EU

cont(c) ++

quando IU legge R_c

se cont(R_c) ≠ 0 ⇒ ^{si} blocca

ADD R_a, R_b, R_c
 GOTO R_c
 XXX
 → YYY

bello davanti a "dipendenza logica" valore di leggere su Unità X quando scritto da Unità Y

ogni volta che arriva $\langle val, x \rangle$ dal canale retrocede EU → IU

val → REG'[x]. valore
 REG'[x]. cont --

	0	1	2	3	4	5	6	7	8	9
IM	A	G	xxx		yy					
IU		A	G	G	xxx	yy				
DM										
EU			A							

IU 1) manda a EU $\langle +, a, b, c \rangle$
 2) cont(R_c) ++

EU → IU $\langle val, c \rangle$

IU val → REG'[c]. valore
 REG'[c]. cont --

bello "do salto"

esecuzione del programma



```
for(i=0; i<N; i++) a[i] = b[i] * 2;
```

*vedi anche
conseg
fine
note*

Tid = 6t

```

t CLEAR R1
loop: t LOAD RbaseB, R1, R1
t SHL R1, #1, R1
t STORE RbaseA, R1, R1
t INC R1
t IFZ R1, RN, loop
END
    
```



$$e = \frac{6t}{10t} = 0.6$$

Tid
T(n)

tempo di completamento del codice: n it + 1^a iterazione } $10t$ in questo caso

2 problemi
 "balle" da salto

"balle" da dipendere logico

SOLUZIONI

```
loop: SUB Ri, #1, Ri
```

```
ADD R0, R0, RC
IFC RC, RN, loop
Ri --
```

usare delayed branch



Strutturare codice assembler
 D-RISC

A	IF _C		
A	IF _C	IF _C	
	A		

A	S	IF _C	
A	S	IF _C	
	A	S	


8t x 2 ist
 E = 2/3

3t x 3 ist
 E = 1

ERRATA CORRIGE (esecuzione programma for(i=0; i<N; i++) a[i] = b[i]*2;)

```
t CLEAR Ri
loop: t LOAD RbaseB, Ri, R1
t SHL R1, #1, R2
t STORE RbaseA, Ri, R2
t INC Ri
t IFZ Ri, RN, loop
END
```

	0	1	2	3	4	5	6	7	8	9	10	11	12
IM	ADD	LD		SHL	ST			INC	IF _Z		END	LD	
IU		ADD	LD	LD	SHL	ST	ST	ST	INC	IF _Z	IF _Z	END	LD
DM					LD				ST				
EU			ADD			LD	SHL			INC			



\uparrow $cont(R_i)=1$ \uparrow $cont(R_i)=0$ \uparrow $cont(R_i)=1$ \uparrow $cont(R_i)=0$ \uparrow $cont(R_i)=1$ \uparrow $cont(R_i)=0$

dip EU-IU (ADD → LD) dip EU-IU (SHL → ST)

11t

$T_{id} = 6t$

$T_c = 11t$

$E = \frac{6t}{11t} = 0,54$

nello schema precedente (quello che ora è barrato X) mancava il conteggio relativo all'atterramento del contatore di R₁, incrementato prima di usare SHL ad EU e subito sulla IU per decodificare lo STORE!