




2t ⇒ 4t

	0	1	2	3
IU	LD	ADD	LD	ADD
EU			LD	ADD




$$\begin{aligned}
 & \text{if } (RDW \text{ in } EU = 0) \\
 & \quad (-1) \quad \text{map, y} \\
 & \quad \text{IC} + \text{DATA IN de EU val} \rightarrow \text{IC}
 \end{aligned}$$

$$\text{IC} + \text{REG}(\text{IR}, R_2) \rightarrow \text{IC}$$



	0	1	2	3	4	5	6	7	8	9	10
IU	A	M ₁	M ₂	A ₂	IF						
IU		A	M ₁	M ₂	A ₂	IF					WF
DM											
EU _m		A	M ₁	M ₂	A ₂						
EU _{#/2}				M ₁	M ₁	M ₁	M ₁				

dip EU-EU
 ADD R₁ R₂ R₃
 MUL R₄ R₅ R₆
 MUL R₇ R₈ R₉
 ADD₂ R₆ R₉ R₁₀
 IF₂ R₁₀, R₉, loop
 dip IU-EU



R₆ R₉
 ↑
 DIPENDENZE EU-EU

	0	1	2	3	4	5	6	7	8	9
IN	I	L	A		A ₂					
IU		I	L	L	A ₁	A ₂				
DM					L					
EU			I			L	A ₁	A ₂		

INC R_i
 LOAD R_{base}, R₁, R₂
 ADD R_c, R_d, R_d
 ADD R_d, R₂, R₂


out of order

→ sopprimere l'esecuzione della LOAD


→ accelerare l'istanza successiva

se non sono case che utilizzano la LOAD ADD non usa case sotto della LOAD

⇒ esegue l'istanza successiva





LD
 INC
 LOAD₂
 ADD
 ADD





semplice out of order

con out of order




Predizione dei salt



for (i=0; i < 8; i++)

costo area nel chip ≈ 10-15%



produce un incremento delle prestazioni ≈ 7-8%



① Iterazioni \Rightarrow dipendenza logica (IU-EU)

② $EU_m - EU_{slave}$
 \Rightarrow dipendenza logica (EU-EU)
 \Rightarrow rimpetto del AL - lunghe

③ esecuzione out-of-order
 \Rightarrow permette di mitigare l'effetto delle dip.



- loop unrolling } + iterazioni di un ciclo
 senza salti precisi (misalignment)
 - trasformazioni di codice

```

loop: LOAD Rb, Ri, R2
      INC R1
      IFZ R1, Rn, loop
    out:
    
```

```

loop: INC R1
      IFZ R1, Rn, loop
    
```

```

loop: INC R1
      IFZ R1, Rn, out
      INC R1
      IFZ R1, Rn, loop
    
```


```

loop: INC R1
      INC R1
      INC R1
      IFZ R1, Rn, loop
    (see #iteration per)
    
```

```

LOAD ...
...
STORE Rb, Ri, ...
INC R1
IFZ ...
    
```

LOAD Rbase, Ri, R2
 INC R1
 IFZ R1, Rn, loop \leftarrow dip IU-EU



usiamo Rb' registro base che punta alla loc precedente a quella di $b(0)$

```

INC R1
STORE Rb', Ri, ...
IFZ R1, Rn, loop
    
```

```

INC R1
IFZ R1, Rn, loop, delayed
STORE Rb', Ri, ...
    
```

	0	1	2	3	4	5	6	7	8
1	IF		ST	loop					
1		IF	IF	ST	loop				
					ST				

for(
 $x[i] = y[i] * b$)

```

LOAD Rbase, Ri, R2
ADD R0, Rb, R2
STORE Rbase, Ri, R2
INC R1
IFZ R1, Rn, loop
    
```

	0	1	2	3	4	5	6	7	8	9	10
L	A	S			IF						
L	A	S	S	S	IF	IF				L	
L					S						L
L				A							

9t

```

LOAD
INC
ADD
IFZ delayed
STORE Rb'
    
```

	0	1	2	3	4	5	6	7	8	9	10
L	I	A	IF		ST	L					
L	I	A	IF	IF	ST	L					
L						ST	L				
L				A							

6t