


AU  $\left\{ \begin{array}{l} \text{aritmetico} \\ \text{logiche} \\ \text{corte} \end{array} \right.$  (ADD SUB AND OR SHL SHL ...)   
 " " " " " " (MUL DIV)

di

mult. //  $\mu$ -programma che calcola  $REG[R_c] * REG[R_b] \rightarrow REG[R_c]$




32   
 SHL   
   
 32 case (SHL)   
 $12 \times 34 = 408$    
 $10 \times 11 = 110$    
 $32 \times 32 = 1024$

0   
 1   
 1010   
 1110   
 Soluzione   
 $101 \times 110 = 11110$    
 3 iterazioni   
 50   
 mult.   
 mul 1.

$1.23 \times 4.56$    
 EXP | MANTISSA   
 Comp a 2   
 $1.23 \times 4.56 = 5.79$    
 $46.83$    
 $2$    
 $4.683$

$\left. \begin{array}{l} \text{FP} \\ - + \end{array} \right\}$    
 $\mathbb{Z} \rightarrow \mathbb{Z} \rightarrow \mathbb{Z}$    
 allineato op normalizzazione

┌──┐ ┌──┐ ┌──┐  
operands of instructions



$$T = \sum_{i=0}^{n-1} (k_i \cdot \tau \cdot p_i)$$

percentuali delle istr nel codice "tipo"  
 # cicli spesi nell'interpreto fin a calcolare una ISTR D-RISC

$$2\tau + t_a + \tau = 3\tau + t_a$$

ARITH-LOG  
CORTE

$$T_{ch_0} + T_{ch_1} + T_{exec}$$

$$T_{ch_0} = \tau$$

$$T_{ch_1} = t_a + \tau$$

chiamate e la decodifica  
costano  $2\tau + t_a$

ARITH LOGICHE  
LUNGHE

$$T_{ch_0} + T_{ch_1} + T_{exec} = 2\tau + t_a + 50\tau$$

$$52\tau + t_a$$

$$4\tau + 2t_a$$

MEMORIA  
(LD, ST)

$$T_{ch_0} + T_{ch_1} + T_{exec} = 2\tau + t_a + 2\tau + t_a$$

$$3\tau + t_a$$

SAUTO



INCONDIZ.

$$\frac{ch}{2\tau + t_a} + \tau$$

CONDIZIONATI

$$\frac{ch}{2\tau + t_a} + 2\tau$$

$$t_a = 2(\tau + T_{tr}) + \tau_M = 72\tau$$



$T$

$$B = \frac{1}{T}$$

Alcote	lunghe	LD/ST	SAUTO	IF2
40%	10%	30%	10%	10%

$$T = 8.3\tau + 1.3t_a$$

Mix

$$T_{M1} \stackrel{?}{\Leftrightarrow} T_{M2}$$

$$k_i \cdot C \cdot P_i$$

↑  
CPI

$$B = \frac{1}{T}$$

↓

MIPS

MFlops

## BENCHMARK

} programmi }  
PAM<sub>1</sub>  
:  
PAM<sub>m</sub>

M<sub>1</sub>

M<sub>2</sub>

PAM<sub>1</sub> |-----|

|-----|

2 |-----|

|-----|

└──────────┘

└──────────┘

↳ tempo di completamento

$$T_c = \# \text{strutture} \cdot T$$

# MEMORIE


STATICHE

DINAMICHE



80%

# porte AND/or  
6

molto costose  
molto veloci 5-6%  
non hanno bisogno  
del refresh



poco costose  
lente  
refresh



molto capiente  
e lento

meno  
poco capiente  
molto veloce

PC

#set:  $\alpha(100)$

#non di cond  $\alpha(10)$

ch $\phi$

$\alpha_1 = \alpha_2 = \alpha_3 = \beta_1 \dots \alpha \cdot \beta$


ch $\lambda$

add $\phi$

sub $\phi$

shl $\phi$

shr $\phi$



ld $\phi$

ld $\lambda$

st $\phi$

st $\lambda$

st $\lambda$

ch $\phi$

IC  $\rightarrow$  IND, "fetched"  $\rightarrow$  OP, set RDY $\mu$  P

PO

INT OR(ESIT0) RDY $\mu$  P F

do 0 0 0 0  
0 0 0 1  
0 0 1 0

dq 1 1 1 1

ch0 - - - -

$\beta_{ms} = 1$   $\beta_{ic} = 0$   
 $\alpha_{kmp} = \dots$

act $\phi$

if $\geq 0$

if $\geq 1$

if $\geq 0$

if $\geq 1$