



# CACHE

mercoledì 16 novembre 2016 14:13




$\dim(M) \gg \dim(C)$   
 $o(\text{Gb}) \quad o(k) - o(M)$   
 $t_{a_M} \gg t_{a_C}$   
 $10\text{msec} \quad \text{msec}$



modelli di indirizzamento delle memorie cache



- diretto
- completamente associativo
- associativo su insiemini (set associativo)

linea (blocco)




prese da un'area di  $M$  cache

$M \rightarrow C$





$$2t_c + 2t_{tr} + \frac{\sigma}{m} t_M$$

$$t_M \rightarrow \Delta W$$



**Cache di "INDIRIZZAMENTO DIRETTO"**

↓ bit di presenza ← 0 linea libera  
1 linea occupata



procedura logica × leggere nella cache lo parole di indirizzo IND

- 1) vedo nella linea di ind #linea
- 2) controllo che  $IND.TAG = C[\#LINEA].TAG$   
 vero / falso (P=1 / P=0)
- 3) uso IND.OFF per prendere lo parole che cerco  
 fault di cache

M

0	3
1	7
2	9
3	1
4	2
5	5
6	6
7	4

TAG=0

TAG=1

C  $\sigma=2$   
#linea = 2  $k=1$

C  $\sigma=2$

0	0	1
1	0	1

TAG P

LOAD  $R_0, R_1, R_1$

LOAD → ind = 3

3 bit

0	1	1
---	---	---

TAG | #linea | OFF

#linea X

INC R1  
STORE R0, R1, R1

ind1


0	1	0
---	---	---

2

ind2

0	1	1
---	---	---

3



0

0	1	0	1
---	---	---	---


1

⊕ → FALSO

LOAD → ind = 6

1	1	0
---	---	---

$P \xrightarrow{MMU} C$  ind  $\left\{ \begin{array}{l} \text{da leggere} \\ \text{da scrivere} \end{array} \right.$




bit di modifica

- a) quando carico da M lo metto a  $\phi$
- b) ogni volta che scrivo (una delle 5 parole) lo metto a 1

- 1) cerca
  - a) identificare #linea
  - b) controllare  $P=1$
  - c) controllare TAA =



- 2) se l'ho trovato  $\rightarrow$  eseguo l'operazione  $\left\{ \begin{array}{l} \text{LOAD} \\ \text{STORE} \end{array} \right.$
- 2.1) se non l'ho trovato (fault di cache)

$\rightarrow$  trovare la porzione in cui l'avevo cercato  
 Vedere se la linea #linea è occupata



# FIRMWARE

mercoledì 16 novembre 2016 15:27



$$\phi. (\text{FAULT}(\text{IND})=0)$$

$$M[\text{OFF}][\#lines] \rightarrow$$



⇒ cache lavora in 1  $\tau$

+

1  $\tau$  × MMU


In assenza di fault di cache

$$L_{ta} = 2\tau$$



# COMPLETAMENTE ASSOCIATIVO

mercoledì 16 novembre 2016 15:52



$$AND(b_0, b_1, b_2, b_3) \begin{cases} 0 \\ 1 \end{cases}$$

Esso con il TAG  $\sigma$  è  
Fault di cache

$b_0$	$b_1$	$b_2$	$b_3$	$i_1$	$i_2$
0	1	1	1	0	0
1	0	1	1	0	1
1	1	0	1	1	0
1	1	1	0	1	1

Cod

indichino dove cercare la  $\sigma$  parola  
fra tutti scegliere con  
OFF

